



01




Haswell Processor (DMI,PEG,FDI)




Haswell Processor (CLK,MISC,JTAG)

02



Haswell Processor (DDI,eDP,FDI)




FDI Disabling (Discrete Only)
<CPU>




DP & PEG Compensation




ESD Solution reserve




PU/PD of CPU




Reserved For buffer reset of PLTRSRIN#




Thermal Trip & Process HOT CPU





eDP Hot Plug Detect CPU




FAN Control-->For one FAN solution <THC>




Intel Turbo mode only CPU

CPU Thermal sensor / MB Local
TEMP

Rset(Kohm)=0.0012T*-0.9308T+96.147, Shut down on
85dgree
Hysteresis is 30C

 Quanta Computer Inc. PROJECT : BDD		
Size	Document Number	Rev
	Haswell 1/4 (PEG/DMI/FDI)	A
Date:	Yusufdu Eshenur OK 2015	Sheet 5 of 10

Haswell Processor (DDR3)



Haswell Processor (POWER)

Haswell (PGA EDS)


+1.35V_CPU 4.2A

+1.35V_CPU

VDDQ Output Decoupling Recommendations			
330uFx2	7343	BOT socket side	
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity	
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity	


VCC Output Decoupling Recommendations			
470uFx4	7343	TOP socket side	
22uFx8	0805	4 on TOP, 4 on BOT near socket edge	
22uFx11	0805	TOP, inside socket cavity	
10uFx11	0805	BOT, inside socket cavity	

Power Test Propose



SVID

Layout note: need routing together and ALERT need between CLK and DATA.





Quanta Computer Inc.

PROJECT : BDD


Size	Document Number	Rev
	Haswell 3/4 (POWER)	A1A

Date: Tuesday, February 05, 2013 Sheet 4 of 37




 <div> Quanta Computer Inc. PROJECT : BDD </div>		
Size	Document Number	Rev
	Haswell 4/4 (CFG/GND)	A1A
Date:	Tuesday, February 05, 2013	Sheet 5 of 37

Lynx Point (DMI,FDI,PM)




Lynx Point (CRT,PCI,DDI CNTL)




OPTIMUS POWER PCH control pin	
DGPU_PWROK	GPIO17
DGPU_HOLD_RST#	GPIO50
DGPU_PWR_EN#	GPIO54


PLTRST# Buffer




PCI PU




.....
ESD Solution reserve




PCH PM PU/PD



SYSPWOK





DSW Circuit




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb,Rc stuff	Ra stuff
SUS_PWR_ACK	Rd stuff	Re stuff
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Rh No stuff


DS Power



Lynx Point (RTC, I2SA, SATA, JTAG)



Lynx Point (LPC,SPI,SMBUS,C-LINK,THERMAL)



As close as possible

RAID Level	Drives	RAID Name	Capacity
RAID 0	2	SATA_0XN_0P	100GB
RAID 1	2	SATA_0XN_1ST_SSD0	50GB
RAID 5	3	SATA_0XN_1ST_SSD0	100GB
RAID 10	4	SATA_0XN_2ND_HDD0	50GB
RAID 0	2	SATA_1XN_0P	100GB
RAID 1	2	SATA_1XN_1ST_SSD0	50GB
RAID 5	3	SATA_1XN_1ST_SSD0	100GB
RAID 10	4	SATA_1XN_2ND_HDD0	50GB

As close as possible


RAID Level	Drives	RAID Name	Capacity
RAID 0	2	SATA_2XN_0P	100GB
RAID 1	2	SATA_2XN_1ST_SSD0	50GB
RAID 5	3	SATA_2XN_1ST_SSD0	100GB
RAID 10	4	SATA_2XN_2ND_HDD0	50GB
RAID 0	2	SATA_3XN_0P	100GB
RAID 1	2	SATA_3XN_1ST_SSD0	50GB
RAID 5	3	SATA_3XN_1ST_SSD0	100GB
RAID 10	4	SATA_3XN_2ND_HDD0	50GB

As close as possible

RAID Level	Drives	RAID Name	Capacity
RAID 0	2	SATA_4XN_0P	100GB
RAID 1	2	SATA_4XN_1ST_SSD0	50GB
RAID 5	3	SATA_4XN_1ST_SSD0	100GB
RAID 10	4	SATA_4XN_2ND_HDD0	50GB
RAID 0	2	SATA_5XN_0P	100GB
RAID 1	2	SATA_5XN_1ST_SSD0	50GB
RAID 5	3	SATA_5XN_1ST_SSD0	100GB
RAID 10	4	SATA_5XN_2ND_HDD0	50GB

As close as possible

RAID Level	Drives	RAID Name	Capacity
RAID 0	2	SATA_6XN_0P	100GB
RAID 1	2	SATA_6XN_1ST_SSD0	50GB
RAID 5	3	SATA_6XN_1ST_SSD0	100GB
RAID 10	4	SATA_6XN_2ND_HDD0	50GB
RAID 0	2	SATA_7XN_0P	100GB
RAID 1	2	SATA_7XN_1ST_SSD0	50GB
RAID 5	3	SATA_7XN_1ST_SSD0	100GB
RAID 10	4	SATA_7XN_2ND_HDD0	50GB






CLG

CLG




Pin Name	Usage	Sampled	Configuration	Circuitry
SPKR	No Reboot	PWROK	0 = Disable (Int PD) 1 = Enable	
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	
GPIO55	Top-Block Swap Override		0 = Top-Block Swap mode 1 = Default (Int PU)	
INTVRMEN	Integrated VRM Enable	Always	0 = Disable 1 = Enable	
GPIO51	Boot BIOS Strap bit 0	PWROK	0 = Reserved 1 = LPC	
SATA1GP/GPIO19	Boot BIOS Strap bit 1	PWROK	0 = Reserved 1 = LPC	
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	
GPIO36	RSVD	PWROK	Internal PD	
SATA3GP/GPIO37	TLS Confidentiality	PWROK	0 = TLS no confidentiality (Int PD) 1 = TLS with confidentiality	
GPIO8	RSVD	RSMRST#	Internal PU	
GPIO28	PLL on die VR enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	
DSWVRN	On Die DSW VR Enable	Always	0 = Disable 1 = Enable Must be PU to VCORE2	

Check list V1.0 Removed the GPIO28
signal information of PLL VR enable signal




OPTIMUS POWER PCH control pin	
DGPU_PWROK	GPIO17
DGPU_HOLD_RST#	GPIO50
DGPU_PWR_EN#	GPIO54


Lynx Point (GPIO,CPU/MISC,NCTF)




BOARD ID SETTING CLG/PX/OEV/UGA/CLG-Strap

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9	ID10	ID11	ID12
HM86 HM87	H L											
Only VGA OPTIMUS		H L										
W/O LED KB W/ LED KB			H L									
Chieftiger Shark Bay				H L								
17" Premium 17" Gaming					H L							
W/ HDMI W/O HDMI						H L						
W/ G-sensor W/O G-sensor							H L					
WIN7 WIN8								H L				
ECO Mode 3D Mode									H L			
										H L		
											H L	







Lynx Point (Power)




PCH VCCIO Power




PCH VCCIO Power




PCH band gap Power



PCH VCCSUS




PCH HDA Power	0.01A
---------------	-------




0.01 A (10mils)







--	--




--	--



Lynx Point (GND)



Lynx Point (GND)




Quanta Computer Inc.

PROJECT : BDD


Size	Document Number	Rev
	LPT 6/6 (GND)	A1A

Date: Tuesday, February 05, 2013 Sheet 11 of 37


For S3 power Reduction Sequence S3P/NS3P/CPU




SM_DRAMRST# Topology S3P/NS3P/CPU



S3 power Reduction (SM_DRAMPWRQ) S3P/NS3P/CPU






For S3 power Reduction VTT discharge S3P/NS3P/CPU




CPU SM_VREF S3P/NS3P/CPU

S3 power Reduction (CPU Power) S3P/NS3P/CPU







+VDDR_REF_CPU TO CPU SM_VREF




DDR




The schematic diagram illustrates the power supply network for the VREF and VDDQ pins. The circuit includes a voltage divider network for VREF, with resistors R31, R32, R33, R34, R35, and R36, and capacitors C23 and C33. The input is +1.35V_S1US and the output is +VTT_VREF. The circuit also shows a connection to VREFDQ_SA_CPU and SMDDR_VREF_DQ0.




BOT Side Far away CPU




Place these Caps near So-Dimm1.




DDR3 VREF DQ1 (M1+M3) DDR






Place these Caps near So-Dimm1.





PWR_SRC(10A)--7-20V
5VS(2.5A)--5V
3VS(2A)--3V

N14E-GS GPU +VIN power (5A)




MXM 3.0 MODULE BOARD CONNECTOR






DisplayPort	DVI/HDMI
DP_x_L0	TX_x_D2
DP_x_L0#	TX_x_D2#
DP_x_L1	TX_x_D1
DP_x_L1#	TX_x_D1#
DP_x_L2	TX_x_D0#
DP_x_L2#	TX_x_D0#
DP_x_L3	TX_x_CLK
DP_x_L3#	TX_x_CLK#
DP_x_AUX	DDC_x_CLK
DP_x_AUX#	DDC_x_DATA

OPTIMUS POWER PCH control pin
DGPU_PWROK
DGPU_HOLD_RST#
DGPU_PWR_EN#
GPI017
GPI050
GPI054


VGA Power Enable Reverse (Intel -> Low Active)




Platform Reset



HDD Interface <H1D> <H2D> [Connector Checked]




Primary HDD(H3.2)



Secondary HDD(H7.8)

2nd HDD SATA Re-driver




A_EQ	B_EQ	1.5 Gb/s	3 Gb/s	6 Gb/s
0	0	1 bB	2.5 bB	3 bB
1	1	4 bB	7.5 bB	9 bB
floating		2.5 bB	5 bB	6 bB

A_RM	B_RM	3 Gb/s	6 Gb/s
0	0	550mV pp	650mV pp
1	1	550mV pp+3dB Pre-emphasis	650mV pp+1.5dB Pre-emphasis

ODD Interface <ODD>


[Connector Checked]



REV_C Change footprint to sata-c185nl-11309-1-13p-r


ODD (H2.4)

ODD Zero Power <OZP>




REV-B2A Fix ODD power discharge timing issue


3D-SMBus <GSR>



3D-LDO Power <GSR>



3D-Sensor IC <GSR>



FS (Full Scale) selection

FS	0	1
2g Full-Scale		6g Full-Scale


PD (Power Down) selection

PD	0	1
Normal Mode		Power-down mode

HDPPD selection


HDPPD	0	1
Normal Mode		Power-down mode

3D-u-micro P <GSR>




mSATA <SSD> [Connector Checked]

128GB Write peak 4W, current 1.33A
Via need 2pcs, trace need 60mil



HDMI Conn HDM/HMU/HMV



SKU Note:
PHIM->CPU Internal HDMI (50ohms)
OEHM->dGPU External HDMI (90 ohms)

4K2K Note:
4K->HDMI Support 4K2K.
N4K->Non-4K2K
N4KPHIM->Internal HDMI Non-4K2K.
N4KOEHM->External HDMI Non-4K2K.

Support 4K2K Route

As close as caps of non-4K2K.

Support 4K2K STUFF


As close as Resistors of Non-4K2K.

Support 4K2K STUFF

HDMI RPT




Pin	PS8401A	PS8201A
12	VDDRX	NC
15	GND	NC
34	ISET	NC
37	VDD33	NC



	Pre	ISET	EQ	CFG	DDCBUF	DCIN_EN
NC(Low)	0	dB	default	12.4	dB	HDMI ID disable
1(High)	1.6	dB	+13%	4.3	dB	HDMI ID enable
M	2.5	dB	-13%	8.6	dB	N/A


Pre	Output pre-emphasis setting
ISET	TMDS output swing adjustment
EQ	Receiver equalization setting
CFG	Configuration pin
DDCBUF	enable active DDC buffer
DCIN_EN	DC coupling enable

FOR EMI <EMC>




HDMI LEVEL SHIFT

HDM/HMU/HMV Non-4K2K STUFF




HDMI-HPD HDM/HMU/HMV




HDMI-SMBus


HDM/HMU/HMV



CRT CRT/CRU/CRV




SKU Note:
 ILVDS->CPU eDP(85ohms) to Internal LVDS (100 ohms) Panel.



Mode Configure Table(Power On Latch)

CFG1	CFG0	
	0	1
0	X	EP MODE
1	ROM ONLY MODE	EEPROM MODE


ROM ONLY Mode : CFG0 4.7K pull low, CFG1 4.7K pull high
 EP Mode : CFG0 4.7K pull high, CFG1 4.7K pull low
 EEPROM Mode : CFG0 4.7K pull high, CFG1 4.7K pull high



EEPROM Mode


In EEPROM mode, an additional EEPROM is needed.
 EEPROM should configure with following condition.

- 1- EEPROM with a size 8K-Byte
- 2- EEPROM device should be 2-byte addressing device
- 3- Slave address should configure as 0xA8




EP Mode

External device connect to DP2LVDS by
 Pin13/Pin14, I2C protocol is used



















Dual Mode Regulator Configuration


	4.7-uH(L2602)	0 Ohm(R2632)
SWR	Connect	NC
LDO	NC	Connect




1. C2602 22-uF capacitor should be X5R material
2. Inductor should be withstand current >600-mA
3. Capacitors should be closed to PIN17




Codec (CX20755-11Z) <ADO>




External MIC <ADO> <EMC>



Headphone <ADO>



4 Speakers



G1	G2	Gain
0	0	11dB
0	1	14dB
1	0	19dB
1	1	25dB

2 IN 1 CARD READER (Type: MS/SD) <MMC>


Card Reader (RTS5227-GRT PCI-E)

[2,6,7,8,9,10,13,14,15,16,17,18,19,20,21,22,23,27,29,31,35]

+3V

Change interface from USB3.0 to PCIE


A1A



Close to chip pin


SP1 => SD_D1
SP2 => MS_D1 /SD_D0
SP3 => MS_D0 /SD_CLK
SP4 => MS_D2 /SD_CMD
SP5 => MS_D3 /SD_D3
SP6 => MS_CLK/SD_D2
SP7 => MS_BS /SD_WP

Place close to Connector




| CLK - DATA | trace length ≤ 300 mils


Share Pin



Keyboard Connector <KBC> <EMI>




Touch Pad Connector <TPD> <EMI>



Touchpad default SMBUS address: 0x2C


Power Button Connector <PSW>



LED <LED>

LED-Power

POWER



BATERRY

BATT LED (DC-IN)

Full Charge = Red 2mA

RF LED

Charging = Amber 2mA


Red

ESD Protect


<EMC>

FOR POWER LED and W-LAN LED

FOR BATTERY LED





Control Switch Button Connector

+5V for White/Green LED
+3V for Red LED

K/B LED power

0.35A(20mils)

Logo LED Connector for front TOP base
+5V 90mA(Max)

	DC IN/BAT charge	Power	Wireless
10F/10FG/10S/10SG	White/Amber(+5VPCU)	White/Amber(+5VPCU)	Amber
10FH/10SH	Red/Amber(+3VPCU)	Red/Amber(+3VPCU)	Red

	DC IN/BAT charge	Power	Wireless
Control I/O net name	BAT_SAT0#	BAT_SAT1#	PWRLED#
Active Status	Low	Low	Low






Quanta Computer Inc.



PROJECT :BDD

LAN

GF199LRR010RB0B03ABRBA
[5] F
R
L
=
AL008162002





HOLE







SMBUS	Devices	Address
1	Battery(A)	
2	PCH(S5)	
	G-sensor(S0)	
	IDROM(A)	
	EDP2LVDS IC	94H or 6AH
	VGA Thermal(A or S0)	98H
3	Extend GPIO	
	S&C IC 14640 Up Port IC 14640 Down Port	35H 34H




MS Strap	SKU_STRAP_1	SKU_STRAP_2	SKU_STRAP_3	SKU_STRAP_4
17"P	0			
17"G	1			
Chief River		0		
Shark Bay	1			
W/ 3D			0	
W/O 3D			1	
UMA				0
Discrete(Optimus)				1




P2




P3



P4







Power Distribution List

Power	Distribution

Model		REV	CHANGE LIST				MODEL		TE5	
							PAGE	FROM	To	
BDD MB	1A					1	1A			
						2	1A			
						3	1A			
						4	1A			
						5	1A			
						6	1A			
						7	1A			
						8	1A			
						9	1A			
						10	1A			
						11	1A			
						12	1A			
						13	1A			
						14	1A			
						15	1A			
						16	1A			
						17	1A			
						18	1A			
						19	1A			
						20	1A			
						21	1A			
						22	1A			
						23	1A			
						24	1A			
						25	1A			
						26	1A			
						27	1A			
						28	1A			
						29	1A			
						30	1A			
DOC NO. 204		PROJECT MODEL :	TE5	APPROVED BY:	Andy Wang	DATE:	2010/10/01	<div><div><div></div><div></div></div><div>Quanta Computer Inc.</div><div>PROJECT : BDD</div></div> <div><div>Size</div><div>Document Number</div><div>Power change list</div></div> <div><div>Date</div><div>Tuesday, February 05, 2013</div><div>Sheet</div><div>37</div><div>of</div><div>37</div></div> <div><div>Rev</div><div>1A</div></div>		
		PART NUMBER:		DRAWING BY:	Andy Wang	REVISION:	1A			